Transistor Elements for 30nm Physical Gate Lengths and Beyond

نویسنده

  • Brian Doyle
چکیده

We have fabricated conventional planar transistors of various gate lengths down to as small as 10nm polysilicon gate lengths, in order to examine transistor scaling. At 30nm gate lengths, the devices show excellent device characteristics, indicating that this node can be met with conventional transistor design. At lower gate lengths of 20 and 15nm, the devices still maintain excellent device characteristics and follow traditional scaling with respect to gate delay and energy delay, although off-state leakage and gate leakage do increase. At 10nm gate lengths, the transistors continue to function as MOS devices, but they are limited by off-state leakage. One feasible method of significantly improving off-state leakage is through reducing the sub-threshold gradient. We show that Depleted Substrate Transistors (DST) , a broad category of devices that include singleand doublegate transistors, whose active channel region stays fully depleted during operation, can achieve near-ideal subthreshold gradients and a reduction in off-state leakage of at least two orders of magnitude over bulk transistors. We believe that DST architecture will adequately address transistor scaling needs down to 10nm gate lengths. In addition to DST device architecture, new electronic materials and modules will be needed to maintain high performance and low-parasitic leakages. As an example, to alleviate increasing gate leakage, changes in the gate stack are necessary. Replacement of SiO2, the workhorse of the industry for over 30 years, with a high-K dielectric will be required. Other changes will include use of raised source/drain, metal gate electrodes and channel engineering. INTRODUCTION Moore’s Law, formulated in the 1960s, states that the transistor count on an integrated circuit chip doubles every 18 months and has been the driving force behind the phenomenal growth of the semiconductor industry. This same law, which is the basis for the International Technology Roadmap for Silicon, guides the industry with respect to the features of future generations [1].

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Switching Performance of Nanotube Core-Shell Heterojunction Electrically Doped Junctionless Tunnel Field Effect Transistor

Abstract: In this paper, a novel tunnel field effect transistor (TFET) is introduced, thatdue to its superior gate controllability, can be considered as a promising candidate forthe conventional TFET. The proposed electrically doped heterojunction TFET(EDHJTFET) has a 3D core-shell nanotube structure with external and internal gatessurrounding the channel that employs el...

متن کامل

Numerical Simulation and Analytical Modeling of Strong-Inversion Gate Capacitance in Ultra-Short (30nm) MOSFETs

Bulk and novel MOSFET structures with gate-lengths in the 30nm regime are expected to become industry standards in ~2007. As devices are scaled down to these lengths, overlapand fringe-capacitance between the gate and source/drain regions gain more importance as a fraction of the total gate-capacitance. Therefore in numerical simulations of these structures it is necessary to carefully include ...

متن کامل

Schottky Barrier CMOS Scalable, Lower Cost, Radiation Tolerant, High Performance Technology for Sub-25nm Gate Lengths Technology Overview

Spinnaker Semiconductor has demonstrated and continues to develop a patent-protected metal source/drain Schottky barrier MOS technology (SBMOS). The SBMOS transistor architecture replaces the impurity doped source and drains of conventional silicon MOS with metal. This simple change provides numerous performance, manufacturability and cost advantages compared to competing silicon CMOS architect...

متن کامل

Performance Investigation of Pentacene Based Organic Double Gate Field Effect Transistor and its Application as an Ultrasensitive Biosensor

In this paper, the electrical performance of double gate organic field effecttransistor (DG-OFET) are thoroughly investigated and feasibility of the deviceas an efficient biosensor is comprehensively assessed. The introduced deviceprovides better gate control over the channel, yielding better charge injectionproperties from source to channel and providing higher on-state...

متن کامل

Performance Study and Analysis of Heterojunction Gate All Around Nanowire Tunneling Field Effect Transistor

In this paper, we have presented a heterojunction gate all around nanowiretunneling field effect transistor (GAA NW TFET) and have explained its characteristicsin details. The proposed device has been structured using Germanium for source regionand Silicon for channel and drain regions. Kane's band-to-band tunneling model hasbeen used to account for the amount of band-to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002